Google’s Gemma 3 270M open model delivers powerful AI for specialized tasks on devices or browsers. Achieve 80% lower latency, rapid fine-tuning, and privacy-first design. Explore applications in sent...

Nvidia is an amazing company that has executed a contrarian vision for decades, and has rightly become one of the most valuable corporations on the planet thanks to its central role in the AI revoluti...

Graphics processing units (GPUs) excel at parallel processing, but remain largely unexplored in ultra-low-power edge devices (TinyAI) due to their power and area limitations, as well as the lack of suitable programming frameworks. To address these challenges, this work introduces embedded GPU (e-GPU), an open-source and configurable RISC-V GPU platform designed for TinyAI devices. Its extensive configurability enables area and power optimization, while a dedicated Tiny-OpenCL implementation provides a lightweight programming framework tailored to resource-constrained environments. To demonstrate its adaptability in real-world scenarios, we integrate the e-GPU with the eXtendible Heterogeneous Energy-Efficient Platform (X-HEEP) to realize an accelerated processing unit (APU) for TinyAI applications. Multiple instances of the proposed system, featuring varying e-GPU configurations, are implemented in TSMC's 16 nm SVT CMOS technology and are operated at 300 MHz and 0.8 V. Their area and leakage characteristics are analyzed to ensure alignment with TinyAI constraints. To assess both runtime overheads and application-level efficiency, we employ two benchmarks: General Matrix Multiply (GeMM) and bio-signal processing (TinyBio) workloads. The GeMM benchmark is used to quantify the scheduling overhead introduced by the Tiny-OpenCL framework. The results show that the delay becomes negligible for matrix sizes larger than 256x256 (or equivalent problem sizes). The TinyBio benchmark is then used to evaluate performance and energy improvements in the baseline host. The results demonstrate that the high-range e-GPU configuration with 16 threads achieves up to a 15.1x speed-up and reduces energy consumption by up to 3.1x, while incurring only a 2.5x area overhead and operating within a 28 mW power budget.

DeepSeek unveils v3.2 with sparse attention, slashing AI costs by 50%! Discover how this innovation makes AI smarter, cheaper, and more accessible. Learn about AI21 Labs & IBM's efforts. Watch now! #AI #DeepSeek #ArtificialIntelligence #Innovation 2025-10-09T123011.871+0200 Tools used for generation Text Gemini Narator Azure TTS Clips Pexel Rendering Remotion

Reducing stress in chiplets; CFETs beyond 3nm; RISC-V eGPUs for TinyAI; LLM for VHDL MPU design; cache side-channel attacks on LLMs; memory prefetching for HPC processors; EUV scatterometry on 2D interconnect; zinc sulfide on BEOL compatible substrates.

In this paper, we present the new FPGA EMUlation (FEMU), an open-source and configurable emulation framework for prototyping and evaluating TinyAI heterogeneous systems (HS). FEMU leverages the capability of system-on-chip (SoC)-based FPGAs to combine the under-development HS implemented in a reconfigurable hardware region (RH) for quick prototyping with a software environment running under a standard operating system in a control software region (CS) for supervision and communication. To evaluate our approach, we built the X-HEEP FPGA EMUlation (X-HEEP-FEMU) platform by instantiating the proposed framework with real-world hardware and software components. X-HEEP-FEMU is deployed on the Xilinx Zynq-7020 SoC and integrates the eXtendible Heterogeneous Energy Efficient Platform (X-HEEP) host in the RH, a Linux-based Python environment on the ARM Cortex-A9 CS, and energy models derived from a TSMC 65 nm CMOS silicon implementation of X-HEEP, called HEEPocrates.

Reducing stress in chiplets; CFETs beyond 3nm; RISC-V eGPUs for TinyAI; LLM for VHDL MPU design; cache side-channel attacks on LLMs; memory prefetching for HPC processors; EUV scatterometry on 2D interconnect; zinc sulfide on BEOL compatible substrates.

A new technical paper titled “e-GPU: An Open-Source and Configurable RISC-V Graphic Processing Unit for TinyAI Applications” was published by researchers at EPFL. Abstract “Graphics processing units (GPUs) excel at parallel processing, but remain largely unexplored in ultra-low-power edge devices (TinyAI) due to their power and area limitations, as well as the lack of suitable... » read more